



SNM103R4DNA
Single N-Channel, 100V,155A Power MOSFET
<http://www.sitcores.com/>


V_{DS} (V)	Max. $R_{DS(on)}$ (m Ω)
100	3.4 @ $V_{GS}=10V$


Descriptions

The SNM103R4DNA is N-Channel enhancement MOS Field Effect Transistor. Uses advanced split gate Trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product SNM103R4DNA is Pb-free.

PDFN5X6-8L

Pin configuration (Top view)
Features

- Split Gate Trench Technology
- Supper high density cell design
- Excellent ON resistance
- High Robustness
- 100% Rg and Avalanche Tested
- MSL1



10303 = Device Code
WLL = Special Code
Y = Year
W = Week (A~z)

Applications

- Hot swap
- Motor control and drive
- Battery management
- Load/Power Switching for portable device

Marking
Order information

Device	Package	Shipping
SNM103R4DNA-8/TR	PDFN5X6-8L	5000/Tape&Reel

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	$T_C=25^{\circ}\text{C}$ 155	A
		$T_C=100^{\circ}\text{C}$ 110	A
Pulsed Drain Current ^c	I_{DM}	325	A
Continuous Drain Current	I_{DSM}	$T_A=25^{\circ}\text{C}$ 28	A
		$T_A=70^{\circ}\text{C}$ 32	
Avalanche Energy $L=0.3\text{mH}$	E_{AS}	408	mJ
Power Dissipation ^b	P_D	$T_C=25^{\circ}\text{C}$ 167	W
		$T_C=100^{\circ}\text{C}$ 83	
Power Dissipation ^a	P_{DSM}	$T_A=25^{\circ}\text{C}$ 10	W
		$T_A=70^{\circ}\text{C}$ 7	
Operating Junction Temperature	T_J	-55 to 175	$^{\circ}\text{C}$
Storage Temperature Range	T_{STG}	-55 to 175	$^{\circ}\text{C}$

Thermal resistance ratings







Single Operation					
Parameter		Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance ^a	t ≤ 10 s	R _{θJA}	12	15	°C/W
	Steady State		39	47	
Junction-to-Case Thermal Resistance	Steady State	R _{θJC}	0.6	0.9	






Note:


- a FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) partially covered with copper (645mm² area). The power dissipation P_{DSM} is based on Junction-to-Ambient thermal resistance $R_{\theta JA}$ $t \leq 10\text{s}$ value and the $T_{J(MAX)}=175^{\circ}\text{C}$. The value is only for reference, any application depends on the user's specific board design.
- b The power dissipation P_D is based on $T_{J(MAX)}=175^{\circ}\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- c Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial $T_J = 25^{\circ}\text{C}$, the maximum allowed junction temperature of 175°C .
- d The static characteristics are obtained using ~380us pulses, duty cycle ~1%.
- e The parameter is not subject to production test – verified by design / characterization.

Electronics Characteristics (Ta=25°C, unless otherwise noted)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0 V, I _D = 250uA	100			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 100 V, V _{GS} = 0V			1	uA
Gate-to-source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20V			±100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D = 250uA	2.5	3.0	3.5	V
Drain-to-source On-resistance ^d	R _{DS(on)}	V _{GS} = 10V, I _D = 20A		2.7	3.4	mΩ
CHARGES, CAPACITANCES AND GATE RESISTANCE ^e						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0MHz, V _{DS} = 50 V		4560		pF
Output Capacitance	C _{OSS}			1800		
Reverse Transfer Capacitance	C _{RSS}			31		
Total Gate Charge	Q _{G(TOT)}	V _{GS} =10V, V _{DD} = 50V, I _D = 20A		72		nC
Gate-to-Source Charge	Q _{GS}			22		
Gate-to-Drain Charge	Q _{GD}			16		
Gate Resistance	R _g	f=1MHz		1.7		Ω
SWITCHING CHARACTERISTICS ^e						
Turn-On Delay Time	td(ON)	V _{GS} = 10V, V _{DD} = 50V, I _D =20 A , R _G =3Ω		16		ns
Rise Time	tr			27		
Turn-Off Delay Time	td(OFF)			40		
Fall Time	tf			22		
BODY DIODE CHARACTERISTICS						
Body Diode Reverse Recovery Time	trr	I _F =20A, dI/dt=100A/μs		83		ns
Body Diode Reverse Recovery Charge	Qrr			130		nC
Forward Voltage ^d	V _{SD}	V _{GS} = 0 V, I _S = 20A		0.8	1.2	V

Typical Characteristics (Ta=25°C, unless otherwise noted)

Output Characteristics ^d

Transfer Characteristics ^d

On-Resistance vs. Drain Current ^d

On-Resistance vs. Gate to Source Voltage ^d

On-Resistance vs. Junction Temperature ^d

Threshold Voltage vs. Temperature



Capacitance

Body Diode Forward Voltage^d

Single Pulse Power

Safe Operating Area

Gate Charge Characteristics






Transient Thermal Response (Junction-to-Case)



Transient Thermal Response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS
PDFN5x6-8L


Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.85	0.95	1.00
A1	0.00	---	0.05
A3	---	0.2 Ref	---
b	0.30	0.40	0.50
D	5.10	5.20	5.30
E	5.45	5.55	5.65
e	1.27 BSC		
D1	4.25	4.35	4.45
E1	5.95	6.05	6.15
E2	3.525	3.625	3.725
E3	1.175	1.275	1.375
L	0.45	0.55	0.65
L1	0	---	0.15
L2	0.68 Ref		
θ	0 °	---	10 °

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape



 User Direction of Feed

RD	Reel Dimension	☐ 7inch	☒ 13inch
W	Overall width of the carrier tape	☐ 8mm	☒ 12mm ☐ 16mm
P1	Pitch between successive cavity centers	☐ 2mm	☐ 4mm ☒ 8mm
Pin1	Pin1 Quadrant	☒ Q1	☐ Q2 ☐ Q3 ☐ Q4